Abstract-Time-interleaved delta-sigma (ΔΣ) modulation digital-to-analog converters (TIDSM DACs) have the potential for a wideband operation. The performance of a two-channel interleaved ΔΣ DAC is very sensitive to the duty cycle of the half-rate clock. This brief presents a closed-form expression for the signal-to-noise-plus-distortion ratio (SNDR) loss of such DACs due to a duty-cycle error for modulators with a noise transfer function of (1 − z −1 ) n . Adding a low-order finite-impulse-response filter after the modulator helps to mitigate this problem. A closed-form expression for the SNDR loss in the presence of this filter is also developed. These expressions are useful for choosing a suitable modulator and filter order for an interleaved ΔΣ DAC in the early stage of the design process.
I. INTRODUCTION
H IGH-SPEED delta-sigma (ΔΣ) digital-to-analog converters (DACs) are of interest in the design of flexible radio transmitters [1] . They offer the benefit of relaxing the analog complexity by moving a part of the signal processing to the digital domain and can reduce the order of the reconstruction filter required after the DAC. Recent radio standards such as ultrawideband (UWB) and 60-GHz WiGig have bandwidths ranging from hundreds of megahertz to a few gigahertz. Employing ΔΣ DACs for such wideband operation requires very high sampling rates of many gigahertz due to the oversampling involved, which is very challenging to achieve using conventional architectures as the integrator in the modulator becomes a bottleneck. Time-interleaved ΔΣ (TIDSM) DACs are hence required to relax the critical path of the integrator logic in the digital ΔΣ modulator, which improves the overall throughput and effective sampling rate [2] - [4] . Fig. 1 shows the general structure of a two-channel TIDSM DAC that implements a noise transfer function (NTF) of 1 − H(z). The digital modulator is now implemented as a 2 × 2 block digital filter containing the two polyphase components of H(z) [5] and operates at a relaxed half-sampling-rate frequency of f s /2. At high sampling rates, driving the DAC directly with the full-rate f s clock becomes a challenge, or this f s clock can be sometimes unavailable. Additionally, a return-to-zero (RZ) DAC may be required for improved dynamic performance [6] . In these cases, the two generated polyphase outputs y 0 and y 1 are then multiplexed by the same half-rate f s /2 clock to an effective f s sampling rate and then fed to the DAC [2] , [6] . The final full-rate multiplexing before the DAC is sensitive to both the edges of the f s /2 clock as new data are presented to the DAC on both the edges. As long as the duty cycle of this clock is 50%, both the channels are reconstructed for a time 1/f s as desired. However, if the duty cycle is not 50%, then a sampling time error is introduced into the DAC that results in a SNDR loss. Fig. 2 illustrates the severity of the effect of this dutycycle error (DCE) in a 4-bit 10-GS/s two-channel wideband TIDSM DAC with a third-order NTF of (1 − z −1 ) 3 . At an oversampling ratio (OSR) of 16 (bandwidth = 312.5 MHz), simulations show that even a 1% DCE (i.e., duty cycle is 49% or 51%) in the half-rate 5-GHz clock results in an SNDR loss of 35 dB. Achieving an exact 50% clock duty cycle at high speeds is very challenging. Although clock generators often employ duty-cycle correction [7] or utilize a master clock that is first divided down by two to achieve a 50% duty cycle, there still exists a residual DCE [6] . Hence, it is of importance to analyze and estimate the effect of DCE on two-channel TIDSM DACs. The effect of DCE on TIDSM DACs has received very less attention in the literature. Previous works [8] , [9] have focused only on the analysis of sampling time errors in noninterleaved 1549-7747 © 2015 IEEE. Personal use is permitted, but republication/redistribution requires IEEE permission.
See http://www.ieee.org/publications_standards/publications/rights/index.html for more information. Nyquist and ΔΣ DACs resulting from stochastic clock jitter, which is not applicable in the case of a deterministic error such as the DCE. In [10] , the effect of time-average frequency and flying-adder (FA) clocks on noninterleaved Nyquist DACs has been studied, and a closed-form expression for the SDR is presented. A half-rate clock with a DCE behaves similarly as a FA clock; hence, the analysis performed in [10] is used as a starting point to analyze the DCE effect on SNDR of TIDSM DACs.
In this brief, a new closed-form expression for SNDR loss due to the DCE is derived for modulators of the type NTF = (
It is further shown that the effect of DCE can be mitigated similarly as stochastic clock jitter by adding a loworder FIR filter between the modulator and the multiplexer that attenuates the high frequency noise [12] . A closed-form expression for estimating the SNDR loss in the presence of this filter is also developed. These expressions are useful as a suitable modulator and filter order that takes the DCE problem into account and can be chosen in the very early phase of the design. The method presented in this brief can be extended to any other NTF. Fig. 3 shows a clock of frequency f s /2 having a DCE of d e %, i.e., a duty cycle variation from 50%. This means that the effective sampling time is of the form T 1 T 2 T 1 T 2 , . . . and so on. Let δ be the sampling time error in each sample given by δ = |2d e T s |. Now, initially, assume that this clock drives an interleaved Nyquist DAC [see Fig. 4(a) ], which has a single input tone at a frequency of f = f s /2 − f b that is greater than f s /4. Then, it has been shown in [10] and more recently in [11] that such a clock of the form T 1 T 2 T 1 T 2 , . . . produces a distortion tone at a frequency of f b , i.e., the tone at f s /2 − f b folds back to f b and the signal-to-distortion ratio (SDR) of this DAC in decibels is given by
II. MATHEMATICAL FORMULATION OF THE SNDR LOSS
Equation (1) can be rewritten as
Equation (2) calculates the SDR after the DAC that also accounts for the sinc shaping. Notice that if the input frequency tone f is close to f s /2, then it is scaled by the DAC sinc shaping, whereas the distortion tone (close to zero) remains nearly unaffected by the sinc function. Since the error is introduced during the multiplexing, SDR can be also referred to the output of the multiplexer and before the DAC (see Fig. 1 ), i.e., Now, consider the case of an interleaved ΔΣ DAC, as shown in Fig. 4(b) . Let the main input tone be located at f b with 0 to f b being the band of interest. Analogous to the case of the Nyquist DAC, the shaped noise at high frequencies will cause distortion tones at lower frequencies. More specifically, high frequency noise power in the frequencies from f s /2 − f b to f s /2 will be scaled by (3) and fold back into the frequency band from 0 to f b , causing an SNDR loss. Moreover, note that, for f b f s /2, the SNDR in the desired band from 0 to f b remains nearly unaffected by the sinc shaping of the DAC, i.e., the SNDR after the multiplexer is approximately equal to the SNDR after the DAC.
Let the quantization noise power in the band of interest for an ideal TIDSM DAC be N q and the signal (input tone) power be S. Let the total folded noise power into the band due to the DCE be N f . The ideal SNDR is then given by S/N q , whereas S/(N q + N f ) is the reduced SNDR. A "noise figure" term for the TIDSM DAC that specifies the amount of relative SNDR loss in decibels in the presence of DCE can then be defined as
It can be noted that (4) is independent of the signal power, i.e., the number of DAC bits since N q and N f are functions of the NTF and OSR only. For a given NTF and an OSR, N q and N f can be computed to obtain a closed-form expression for F using (3) and (4).
III. EXPRESSION FOR SNDR LOSS DUE TO DCE
Assume that an nth-order modulator with an NTF of the form
n is used, and the bandwidth of interest is f b , similar to Fig. 4(b) . Then
N q is given by
Due to the oversampling, assume that f b f s /2 gives sin(πf /f s ) ≈ (πf /f s ). With OSR = f s /(2f b ), using (5) in (6) yields
Using (3), the folded noise power N f can be written as
Changing the integral limits from 0 to f b yields
Now, using (7) and (10) in (4) yields
Thus, a closed-form expression for the SNDR loss F due to a DCE of d e % has been obtained. Equation (11) shows that, in the presence of DCE, the dominant term that contributes to the SNDR loss is (2OSR/π) 2n .
IV. VALIDATION OF EXPRESSION FOR SNDR LOSS
In order to validate (11), a 10-GS/s two-channel TIDSM DAC with 13-bit digital input and 4-bit DAC is chosen. The NTFs chosen for simulation are
i.e., second and third-order modulators, respectively. Simulations are carried out for three values of OSR, i.e., 16 (f b = 312.5 MHz), 10 (f b = 500 MHz), and 5 (f b = 1 GHz). These modulator orders and bandwidths are chosen as they are of potential interest in wideband applications for UWB and 60-GHz radio. The digital modulator is implemented as a discrete-time model in MATLAB, whereas transient circuit simulations are performed for the multiplexer and the DAC in Cadence Spectre. Ideal multiplexer and DAC models are utilized, and the DCE of the f s /2 clock is parametrically varied from 0% to 5%. The 
DAC output is filtered with a Bessel low-pass filter having a bandwidth of f b prior to measuring the SNDR. In all cases, the number of fast Fourier transform (FFT) points chosen is 2 14 and a 0-dBFS single tone input of frequency f b is used. Fig. 5 (a) and (b) shows the comparison between the simulated and estimated SNDR loss for the three OSR values and the two modulators, respectively. The estimation using the linear quantizer model of the modulator [see (11) ] matches closely with the transient simulated SNDR loss with a less than 0.9-dB error. This demonstrates that the analysis in the preceding sections is valid and can be used to estimate the performance of the TIDSM DAC. Equation (11) and the simulation results show that a higher OSR and n results in a higher SNDR loss. This makes higher OSR and higher order modulators more susceptible to the dutycycle problem. Higher order modulators are used because they yield more noise shaping and hence a higher SNDR in the bandwidth of interest. Due to the high sensitivity of (11) to n, it can then so happen that the benefit of using a higher order modulator is nullified by the SNDR loss due to the DCE. In other words, it is possible that a lower order modulator shows better performance than the higher order one above a certain value of DCE for a given value of OSR. To demonstrate this problem, consider that I n is the improvement in the ideal SNDR obtained by using a (n + 1)th-order modulator over an nthorder one. Then, from (7), we have
Similarly, the ratio between the SNDR loss due to the DCE from an (n + 1)th-order modulator and an nth-order one, i.e., L n , is calculated from (11) as
Now equating I n and L n , a limit for d e can be obtained above which an nth-order modulator starts showing a better performance over an (n + 1)th-order one, i.e.,
To obtain the value of d e for a comparison between secondorder and third-order modulators, substituting n = 2 in (14) yields
For OSR = 16, (15) results in a value of d e = 0.12%. This means that the duty cycle of the clock must be between the values of 49.88% and 50.12% in order to obtain a benefit on the third-order modulator over a second order. This requirement is extremely stringent and becomes even stricter as the OSR increases. On the other hand, for a more wideband operation with an OSR of 5, this limit of d e becomes 1.08%. This is a more relaxed requirement on the clock. Thus, a higher order modulator is more suitable for operation with a low OSR.
To check the validity of (15), transient simulations of the obtained SNDR for the second and third-order modulators are also performed for small values of d e between 0% and 0.15% when OSR = 16. Fig. 6 shows the obtained simulation results. For no DCE, the third-order modulator has a simulated 14.7 dB higher SNDR [15.6 dB predicted by (12) ]. Exactly as predicted by (15), the performance of the third-order modulator drops below that of the second one for d e as small as 0.12%.
V. MITIGATING DCE EFFECT WITH DIGITAL FILTERING
The analysis in the preceding sections suggests that the amount of high-frequency noise that folds back into the bandwidth of interest must be reduced in order to mitigate the effect of the DCE. This means that the high-frequency shaped noise must be filtered out prior to the multiplexer. The magnitude of the shaped noise is the highest at f s /2. Hence, introducing zero(s) at f s /2 can limit the noise folded back into the desired band. FIR low-order low-pass filters having a transfer function of the type G(z) = (1 + z −1 ) m (where m is the order) are of particular interest as they fulfill this requirement and have a very small attenuation in the desired band. Moreover, these filters can be implemented in a multiplierless architecture, making them suitable for high-speed operation. For third order and above, other filter transfer functions, e.g., [ Fig. 7 shows the block diagram of a TIDSM DAC with such a filter, which is also implemented with a polyphase architecture. The FIR filter must be of a low order because it increases the number of DAC bits. For every one-order increase in the filter, the number of DAC bits increases by one. Hence, the FIR filtering comes at the expense of the DAC cell matching. Fig. 8 shows the frequency response of the shaped noise in the presence of such a filter. It is of interest to estimate the performance of the TIDSM DAC in the presence of the filter. Hence, a closed-form expression for the SNDR loss F can be developed in this case as well. Such an expression for the TIDSM DAC is useful for the codesign of the modulator and the filter.
VI. EXPRESSION FOR SNDR LOSS WITH FIR FILTER
Then, the quantization noise power N q is given by
Using (3) and (16), the folded noise power N f can be written as Changing the integral limits from 0 to f b yields
Further simplification results in
Now, using (4), (18), and (20), the SNDR loss F in the presence of the filter is simplified to
First, it can be seen from (21) that m = 0 represents the condition of no filter and simplifies to (11) as expected. Equation (21) intuitively also shows the improvement in the overall SNDR due to the filter. While (11) is a function of (2OSR/π) 2n , (21) is a function of (2OSR/π) 2(n−m) . Hence, increasing the filter order m improves the performance of the DAC. At n = m, the SNDR loss F is no more a function of the OSR and achieves a near immunity to d e .
A. Validation of SNDR Loss With FIR Filter
In order to validate the preceding analysis, transient simulations are now performed on the 10-GS/s TIDSM DAC with the filter included for n = 3 with OSR = 16 and OSR = 5. The DCE is swept from 0% to 5%, whereas the filter order is swept from 0 to 3. Fig. 9(a) and (b) shows that the simulated SNDR loss F matches closely with the estimation from (21) with a less than 1.3 dB error.
For the case of OSR = 16 [see Fig. 9(a) ], the first-order filter (m = 1) shows a drastic improvement in performance, e.g., a 24-dB improvement for d e = 1%. However, the SNDR loss is still high even with m = 1. A second-order filter (m = 2) shows a very good immunity to DCE with the loss being less than 4 dB for d e as high as 5% and less than 0.5 dB for d e = 2%. The filter order of three results in near immunity to the DCE with a less than 0.05-dB loss due to DCE. For the case of OSR = 5 [see Fig. 9(b) ], m = 1 itself could be a sufficient option as it shows a < 1.3-dB SNDR loss for d e up to 2%.
As aforementioned, the immunity to DCE with an mth-order filter comes at the cost of m additional DAC bits. In other words, the overall DAC moves from being DCE limited to matching limited. Hence, mismatch shaping may be additionally required in the presence of the filter.
VII. CONCLUSION
This brief has mathematically analyzed the effect of DCE on two-channel TIDSM DACs with NTF = (1 − z −1 ) n . The TIDSM DAC is found to be very sensitive to this error, which limits the overall performance. A closed-form expression that estimates the performance loss due to the DCE is derived. Adding a low-order FIR filter can mitigate the effect of DCE. The expression is further extended to include the effect of the filter. The presented method can be extended to other NTFs. This analysis is useful as these expressions support a "dutycycle-aware" design process for wideband TIDSM DACs.
